Marvell

Silicon Validation Intern

USA internshipsHardwareNewPosted yesterday

Location: Santa Clara, CA
Type: USA internships

About this role

From Marvell’s careers page.

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

The Rack Scale Switch Chip Validation team validates and delivers the high-performance switching silicon and system-level solutions used inside modern AI and cloud data center racks. As an intern, you will contribute to day-to-day engineering work such as running emulation and verification tests, debugging silicon and hardware issues, troubleshooting switch performance and efficiency, and writing scripts to automate workflows, all alongside experienced engineers. Your work will support the team's efforts to deliver reliable, high-bandwidth, low-latency switch products that are a key part of Marvell's data infrastructure portfolio. These products help customers scale AI workloads and enable the next generation of data center networking.

What You Can Expect

Support post-silicon validation of high-speed switch silicon under the guidance of senior engineers.

Assist in developing, documenting, and executing test plans and test cases for switch chip validation.
Support lab-based silicon bring-up and run unit tests on hardware and firmware functionality, including emulation and verification environments.
Help collect and analyze high-speed signal and link data (such as eye diagrams, jitter, and BER) using lab test equipment.
Assist in debugging silicon and hardware issues, and in troubleshooting switch performance and efficiency.
Use diagnostics, software tools, oscilloscopes, and protocol analyzers to help isolate the root cause of failing tests.
Write and maintain scripts (for example in Python) to automate test execution, data collection, and result reporting.
Document test results, findings, and debug progress, and present them to the team.

What We're Looking For

Currently pursuing a bachelor’s degree in electrical engineering, Electrical Engineering, Computer Engineering, Computer Science, or a related field with an expected graduation date between Fall 2027 – Summer 2028
Foundational understanding of digital logic, computer architecture, and high-speed I/O concepts such as SerDes and PCIe or Ethernet protocols.
Basic hands-on lab experience through coursework, research, or projects, such as hardware bring-up, testing, and debug.
Familiarity with common lab equipment such as oscilloscopes, logic analyzers, or BERTs.
Programming or scripting experience in Python, Perl, or a similar language.
Strong analytical, problem-solving, and communication skills, with a willingness to learn.

Preferred/Plus:

Coursework or project experience with PCIe, Ethernet, or other high-speed interfaces.
Exposure to the physical and protocol layers of high-speed interfaces (for example PHY, PCS, MAC).
Experience with emulation, simulation, or verification environments.
Ability to read board schematics and layouts.
Familiarity with signal integrity concepts such as eye diagrams, jitter, and BER.

Expected Base Pay Range (USD)

28 - 56, $ per hour.

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Apply nowOpens Marvell’s application page